Sign in
An efficient design of a reversible fault tolerant n-to-2n sequence counter using nano meter MOS transistors
Book chapter

An efficient design of a reversible fault tolerant n-to-2n sequence counter using nano meter MOS transistors

M Shamsujjoha, Sirin Nahar Sathi, Golam Sorwar, Fahmida Hossain, Nawab Yousuf Ali and Hafiz H Babu
Advances in swarm and computational intelligence: 6th International Conference, ICSI 2015 held in conjunction with the Second BRICS Congress, CCI 2015
Lecture notes in computer science, Springer International Publishing
2015

Metrics

50 Record Views

Abstract

Business Counter fault tolerant reversible logic transistor Other Engineering Other Information and Communication Services

Details